cotalks.dev

Take advantage of RISC-V without adding risk to your next generation SoC [..] - T. Heurung, Siemens

(link)
note