cotalks.dev

Comprehensive Pre Si Verification of RISC V Cores in a Storage Controller

(link)
note