cotalks.dev
Login
C++20 on Xilinx FPGA with SYCL for Vitis - Ronan Keryell - CppCon 2021
(link)
Event:
CppCon 2021 - All Sessions
Channel:
CppCon
unsorted
todo
resolved
completed
canceled
submit